product search
XX
select partnum
K1 (UtRAM)
K4 (DRAM)
K6 (Async Fast SRAM)
K7 (Sync SRAM)
K8 (NOR Flash)
K9 (NAND Flash)
KF (OneNAND)
M3 (DIMM)
M4 (SODIMM)
MR (RIMM)
S3 (Microcontroller)
S5 (MOS)
S6 (DDI)
S8 (CDRAM)
Eco Search

Mobile SoC > Application Processor > S3C2416

General Description
SAMSUNG's S3C2416 is a 32/16-bit RISC cost-effective, low power, high performance micro-processor solution for general applications including the GPS Navigation and Mobile Phone markets. Additionally, in order to allow for lower system costs, higher performance and low power, the S3C2416 is fabricated using the 65nm low power CMOS process.

The S3C2416 carries revolutionary upgrades with respect to the S3C2412. Most notably, an upgrade to the ARM926EJ core, the integration of a 2D Graphics Accelerator, an added low power mode, as well as embedded internal ROM/RAM for secure boot, moviNAND booting and low power audio decoding. Furthermore, peripheral and feature upgrades have also been made to increase performance, as well as flexibility. Examples include a USB 1.1 host, in addition to a USB 2.0 high speed device, dual MMC ports, HSSPI ports as well as other upgraded memory interfaces.

All in all, the S3C2416 presents a low-cost, highly embedded solution with upgraded features.
Block Diagram
Features
  • ARM926EJ CPU 400MHz with 16KB I-cache and 16KB D-cache
  • Dual port external memory controller: DRAM/ROM control and chip select logic
  • 64KB internal general purpose SRAM
  • 32KB internal ROM for moviNAND booting
  • LCD controller with DMA-dedicated: 24bpp, 2-PIP
  • 2D graphics accelerator
  • 6-ch DMAs with external request pins
  • 4-ch UART (3Mbps) with IrDA 1.0 (64B FIFO)
  • 1-ch HS-SPI (50Mbps)
  • 1-ch IIC: multi-master
  • 1-ch IIS: PCM and AC97 I/F
  • 2-ch SD/SDIO/MMC
  • 1 port USB Host v1.1 full speed
  • 1 port USB Device v2.0 high speed
  • 4-ch PWM timers & 1-ch internal timers
  • Real time clock & Watch dog timer
  • 2 PLLs with on-chip clock generator
  • Power modes: Normal, Idle, Stop & Deep Stop, Sleep and Power-off
  • 10-ch 12-bit ADC (Touch screen interface)
  • 65nm low-power technology and MtCMOS technology incorporated
  • Package
    - 330-pins FBGA (0.65mm Pitch), 14 x 14 x 1.7mm
technical file download
- specification data
file rev # size updated date
Product Technical Brief
220KB 2009/03/10

- more information
To download the product information, go through the registration process and log in and then ask for the file you want.
You can ask for information on products we provide all at once through "request", and it will take a maximum of 24 hours for your request to be confirmed. We will let you know whether your request is confirmed through your registered email and you will be able to download the approved file through "download".

[List of downloadable files]

- Documents such as datasheet, user’s manual and application note.
- Program files such as evaluation board, firmware and utility
registration
blank